Skip to content

Commit d1856cc

Browse files
committed
solve unexpected error: 'firrtl.circuit' op does not contain module with same name as circuit
1 parent 04fc395 commit d1856cc

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

test/Dialect/FIRRTL/infer-widths-new.mlir

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,8 @@
11
// RUN: circt-opt --pass-pipeline='builtin.module(firrtl.circuit(firrtl-infer-widths-new))' --verify-diagnostics %s | FileCheck %s
22

33
firrtl.circuit "Foo" {
4+
5+
firrtl.module @Foo() {}
46

57
//===----------------------------------------------------------------------===//
68
// New Test: issue9140_0

0 commit comments

Comments
 (0)