Skip to content

Pull requests: llvm/circt

New pull request New
174 Open 6,772 Closed
174 Open 6,772 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[ImportVerilog] Fix class property segfault and emit error bug Something isn't working ImportVerilog
#9347 opened Dec 16, 2025 by fabianschuiki Loading…
[Datapath] Convert comparison operators to arithmetic - avoiding multiple carry propagate adders
#9344 opened Dec 15, 2025 by cowardsa Loading…
2
Bump LLVM to 26ff16663777fc995e8c6b46fa2433610dab4f64.
#9340 opened Dec 13, 2025 by mikeurbach Loading…
[Firtool] Add FlattenModules pass with command-line options
#9285 opened Dec 2, 2025 by prithayan Loading…
[RTG] Add virtual register reduction pattern Reducer Related to `circt-reduce` RTG Involving the `rtg` dialect
#9283 opened Dec 2, 2025 by maerhart Loading…
3
[HW] Add HWVectorization pass
#9222 opened Nov 10, 2025 by mafeguimaraes Loading…
7
[Comb] Add canonicalization for comb.truth_table Comb Involving the `comb` dialect
#9214 opened Nov 8, 2025 by MrRoy09 Loading…
1
12
[HW] Add HWConstProp pass for inter-module constant propagation
#9207 opened Nov 7, 2025 by prithayan Loading…
13
[RTG] Add folders for most set operations RTG Involving the `rtg` dialect
#9190 opened Nov 5, 2025 by maerhart Loading…
1
[FIRRTL] Add alternative constraint-based InferWidths pass
#9173 opened Nov 3, 2025 by wky17 Loading…
1
23
[ESI] Add missing ensureValid calls
#9137 opened Oct 24, 2025 by mortbopet Loading…
[FIRRTL] Domain inference
#9106 opened Oct 17, 2025 by rwy7 Loading…
89
Deduplicate mulitple moore.procedure ops that with identical wait_eve…
#9101 opened Oct 16, 2025 by SimonEbner Loading…
[ESI] Add serde support for wide integers
#9091 opened Oct 14, 2025 by mortbopet Loading…
1
No custom printer for CompReg - leading to loss of quotation marks Resolves #8833 bug Something isn't working Seq Involving the `seq` dialect
#9049 opened Oct 4, 2025 by KaiS987 Loading…
1
1
fix: corner cases in aggregate generation
#9036 opened Sep 30, 2025 by tianrui-wei Loading…
6
[Synth ] feat : Fold Majority Graph
#9033 opened Sep 27, 2025 by markram1729 Loading…
25
fix: use NLA to preserve externalized memory from being dropped
#9012 opened Sep 24, 2025 by tianrui-wei Loading…
1
5
[DoNotMerge] Add signal trace capability to arcilator Arc Involving the `arc` dialect
#8986 opened Sep 18, 2025 by fzi-hielscher • Draft
1
[ESI] Unpack dictionary arguments for CallbackPort callbacks
#8916 opened Sep 2, 2025 by mortbopet Loading…
1
[ESI] Throw exceptions on invalid deserialization
#8914 opened Sep 2, 2025 by mortbopet Loading…
3
[ESI] Don't swallow exception in callback port wrapper
#8913 opened Sep 2, 2025 by mortbopet Loading…
3
[Verif] fix : Verif Clock I1 to !seq.clock
#8907 opened Aug 30, 2025 by markram1729 • Draft
[LLHD] Remove redundant destination operands from wait operation LLHD
#8870 opened Aug 18, 2025 by mvpant • Draft
19
[circt-opt] Add pass --convert-core-to-fsm
#8852 opened Aug 14, 2025 by AtticusKuhn Loading…
64
ProTip! Exclude everything labeled bug with -label:bug.